schizoidman@lemm.ee to

RISC-V@lemmy.mlEnglish · 2 months ago

XiangShan High-Performance RISC-V Processors at Hot Chips 2024

www.servethehome.com

0

1

XiangShan High-Performance RISC-V Processors at Hot Chips 2024

www.servethehome.com

schizoidman@lemm.ee to

RISC-V@lemmy.mlEnglish · 2 months ago

0

The XiangShan RISC-V CPU project from Chinese universities is designing and delivering cores targeting Arm Neoverse N2 and Cortex A76 designs

You must log in or register to comment.

Chat

RISC-V@lemmy.ml

You are not logged in. However you can subscribe from another Fediverse account, for example Lemmy or Mastodon. To do this, paste the following into the search field of your instance: [email protected]

RISC-V (pronounced “risk-five”) is a license-free, modular, extensible instruction set architecture (ISA).

Youtube | Twitter

Other RISC-V communities on Lemmy

Visibility: Public

This community can be federated to other instances and be posted/commented in by their users.

18 users / day
18 users / week
18 users / month
18 users / 6 months
0 local subscribers
848 subscribers
108 Posts
0 Comments
Modlog

mods:
testman@lemmy.ml